

15 Jun 2002



*Sub-Threshold Silicon MESFETs with 25 nm Gate Lengths for
Ultra High Speed/Low Power Information Processing*

*Trevor Thornton and Dragica Vasileska
Arizona State University*

Introduction

Operating a field effect transistor in the sub-threshold regime has several advantages:

- the g_m/I_D ratio is maximized \Rightarrow highest bandwidth for a given current drive
- low drain voltage for current saturation i.e. $V_d^{sat} \sim 3 kT/e$
- input noise resistance, $R_N \sim 1/g_m$, is also minimized for a given I_D

Center for Solid State Electronics Research



However, the performance of conventional sub-threshold circuits based on weakly inverted MOSFETs are severely limited by:

- poor transistor matching for short gate lengths $\Rightarrow L_g^{\min} > 1 \mu\text{m}$
- low cut-off frequencies, f_T
- lack of accurate device models and CAD tools
- susceptible to radiation damage and $1/f$ noise

As a result, sub-threshold CMOS has not advanced since its development in the 1970s and is limited to low frequency applications such as digital watches and pocket calculators.

Center for Solid State Electronics Research

20030130 154



DISTRIBUTION STATEMENT A
Approved for Public Release
Distribution Unlimited

Results

We have developed a new ultra-low power technology suitable for ultra-high speed/low power information processing – see references [1-3]

Based on a sub-threshold MESFET architecture we are calling the device a Schottky Junction Transistor (SJT). It requires no gate dielectric making it more radiation tolerant and easier to scale than a MOSFET. An input gate current I_G controls a much larger channel current I_D via a current gain, $\beta \gg 1$. The operating mode resembles that of a bipolar junction transistor but the SJT is a majority carrier device.


Measured data from a 2 μm gate length SJT




Center for Solid State Electronics Research

Data from prototype 2 μm devices agree well with numerical simulations. When extended to the deep sub-micron regime cut-off frequencies significantly higher than that expected from the ITRS Roadmap are predicted

Measured SJT Family of Curves
For $L_G = 2$ microns



High Cut-off Frequencies for
Drain Currents $\sim 10^{-7}$ A




Measured result for $L_G = 2$ μm is $\sim 10\times$ higher than an equivalent MOSFET

Center for Solid State Electronics Research



Preliminary Results Suggest the Device is Radiation Tolerant

Chip#2, Device#13 Gummel Radiation Variation




Center for Solid State Electronics Research



Family of curves before and after 300 kRads of 50 keV x-rays

Measured Family of Curves




Device behavior is maintained even after moderately high radiation doses. Further improvement is possible by optimizing the layout.

Center for Solid State Electronics Research



Progress towards sub-micron devices

We have developed an electron beam lithography process for 0.1 μm gate length SJs. Results from these devices will be used to calibrate the numerical models before moving to sub-100 nm devices



Center for Solid State Electronics Research



Conclusions

- Simulations indicate that sub-100 nm gate length SJTs are capable of operating at frequencies larger than that required by the ITRS Roadmap
- Data from prototype SJTs with gate lengths of 2 μm agree well with the numerical simulations.
- The prototype devices demonstrate good radiation tolerance
- An electron beam lithography process has been developed for 100 nm SJTs

References

- [1] "The Schottky Junction Transistor - Micropower Circuits at GHz Frequencies" T. J. Thornton IEEE Electron Device Letters 22, 38-40 (2001)
- [2] "Physics and Applications of the Schottky Junction Transistor" T. J. Thornton IEEE Transactions on Electron Devices 48, 2421-2427 (2001)
- [3] "Schottky Junction Transistors for Micropower RFICs" J. Spann, Zhiyuan Wu, P. Jaconelli, Jinman Yang, T. J. Thornton Proc IEEE Radio Frequency Integrated Circuits, Seattle (2002)

Center for Solid State Electronics Research



Acknowledgements

Supported by the Office of Naval Research



The irradiation measurements were made in collaboration
with the Air Force Research Laboratories, Kirtland AFB, NM
as part of a National Research Council Summer Faculty Fellowship

SOI wafers generously donated by
Ibis Technology Corporation



Center for Solid State Electronics Research

REPORT DOCUMENTATION PAGE				Form Approved OMB No. 0704-0188		
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to Washington Headquarters Service, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188) Washington, DC 20503.						
PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.						
1. REPORT DATE (DD-MM-YYYY)		2. REPORT DATE		3. DATES COVERED (From - To) 03/15/01 - 06/15/02		
4. TITLE AND SUBTITLE Nanoscale Silicon MESFETs for Ultra-Low Power RF Telemetry and Analog Signal Processing in Miniaturized, Intelligent Sensors				5a. CONTRACT NUMBER 5b. GRANT NUMBER N00014-01-1-0672 5c. PROGRAM ELEMENT NUMBER 5d. PROJECT NUMBER 5e. TASK NUMBER 5f. WORK UNIT NUMBER		
6. AUTHOR(S) Trevor Thornton, Ph.D.				8. PERFORMING ORGANIZATION REPORT NUMBER DWA 0058		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Arizona State University Office for Research and Sponsored Projects Administration PO Box 873503 Tempe, AZ 85287-3503				10. SPONSOR/MONITOR'S ACRONYM(S) ONR 11. SPONSORING/MONITORING AGENCY REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Office of Naval Research Regional Office San Diego 4250 Executive Drive Suite 300 San Diego, CA 92121-3019				12. DISTRIBUTION AVAILABILITY STATEMENT The report can be freely distributed		
13. SUPPLEMENTARY NOTES						
14. ABSTRACT We have demonstrated a new sub-threshold MESFET architecture that we are calling a Schottky Junction Transistor (SJT). It requires no gate dielectric making it more radiation tolerant and easier to scale than a MOSFET. An input gate current IG controls a much larger channel current ID via a current gain, beta >> 1. The operating mode resembles that of a bipolar junction transistor but the SJT is a majority carrier device. Data from prototype 2 micron devices agree well with numerical simulations. When extended to the deep sub-micron regime cut-off frequencies significantly higher than that expected from the ITRS Roadmap are predicted. We have developed an electron beam lithography process for 0.1 micron gate length SJTs. Results from these devices will be used to calibrate the numerical models before moving to sub-100 nm devices						
15. SUBJECT TERMS sub-threshold devices, micropower, MESFET, MOSFET						
16. SECURITY CLASSIFICATION OF: a. REPORT U b. ABSTRACT U c. THIS PAGE U			17. LIMITATION OF ABSTRACT None	18. NUMBER OF PAGES 9	19a. NAME OF RESPONSIBLE PERSON Trevor Thornton, Ph.D. 19b. TELEPHONE NUMBER (Include area code) 480.965.3808	